31

WHAT IS CLAIMED IS:

A graphics and video controller comprising: an dual aperture interface for receiving words 2 of pixel data, each said word associated with an address 3 buffer: 4 circuitry for writing each said word of said 5 6 pixel data received by said interface to a one of on-screen and off-screen memory areas of a frame buffer; 7 8 circuitry for selectively retrieving said words from said on-screen and off-screen areas; 9 a first pipeline for processing words of pixe 10 data retrieved from said frame buffer; and 11 a second pipeline for processing words of 12 graphics data retrieved from said frame buffer. 13

2. The system of Claim 1 and further comprising output selection circuitry for selecting for output between graphics data received from said first pipeline and data received from said second pipeline, said selection circuitry operable to:

in a first mode, pass data from said first pipeline: and

in a second mode, pass data from said second pipeline when said data corresponds to a selected display position of a display window.

3. The controller of Claim 2 wherein said selection circuitry is further operable to:

in a third mode, pass data from said second pipeline when said data corresponds to said selected display position of said display window and data from said first pipeline match a color key.

3

C

0

\

5

1

2

8

9

1 2

3

4 5

32

1 4. The controller of Claim 3 wherein said 2 selection circuitry is further operable in a fourth mode 3 to pass data from said second pipeline when data from 4 said first pipeline match a color key.

5. The controller of Claim 1 wherein said circuitry for retrieving maintains a stream of graphics data to said first pipeline and provides video data to said second pipeline when a display raster scan reaches said display position of said window.

1 6. The controller of Claim 1 and further 2 comprising:

a video port for receiving real-time video data; and

5 circuitry for generating an address to said 6 memory at which said real-time video data is to be

7 stored.

1 2

1

3

7. The controller of Claim 1 wherein said second pipeline includes a first first-in-first-out memory for receiving data for a first display line of pixels in memory and a second first-in-first-out memory or receiving data from a second display line of pixels in memory.

8. The controller of Claim 7 wherein said first display line adjacent in memory to said second display line.

9. The controller of Claim 7 wherein said output selection circuitry comprises:

33

an output selector for selecting between data 3 from said second pipeline and data from said first 4 pipeline in response to a selection control signal; 5 a register for maintaining a plurality of

6 7 overlay control bits;

position circuitry window control selectively generating a position control signal when a word of said data stream from said second pipeline falls within a display window;

color comparison circuitry for comparing words of said data stream from said first pipeline with a color key and provide in response a color comparison control signal; ánd

a control selector for selectively providing a said selection control signal in response to said overlay control bits in said register and at least one of said position control and color comparison control signals.

controller of Claim 9 10. wherein said window position control circuitry comprises: window position counters operable to increment from initial count values corresponding to a starting pixel of a display window as data representing each pixel in a display screen is pipelined through said overlay control circuitry;

screen position counters operable to count as data representing each pixel in said display screen is pipelined through said overlay control circuitry; and

11 comparison circuitry operable to compare a 12 current count in said window position counters and a current count in said screen position counters and 13 selectively generate said position control signal in 14

15 response.

8

9 10

11

12

13

14 15

6

17

18

19

1

2

3

4

5

6 7

8

9

10

I

1 11. The everlay control circuitry of Claim 9
2 wherein said color comparison circuitry comprises:
3 a color key register for storing bits composing
4 said color key; and
5 a plurality of AND-gates for comparing said
6 words of said graphics data stream with bits of said
7 color key.

N2. A controller comprising:

a dual-aperture port for receiving video and graphics data, a word of said data received with an address directing said word to be processed as a word of video data or a word of graphics data;

a second port for receiving real-time video data:

circuitry for generating an address associated with a selected one of said memory spaces for a word of said real-time video data;

circuitry for writing selectively each word of data into a selected one of on-screen and off-screen memory spaces of a frame buffer;

circuitry for selectively retrieving said words of data from said on-screen and off-screen spaces as data is rastered for driving a display;

a graphics backend pipeline for processing ones of said words of data representing graphics data retrieved from said frame buffer;

a video backend pipeline for processing other ones of said words of data representing video data retrieved from said frame buffer, said circuitry for retrieving always rastering a stream words of data from said frame buffer to said graphics pipeline and rastering video data to said video backend pipeline when a display raster scan reaches a display position of a window;

25 -

output selector circuitry for selecting for output between words of data output from said graphics backend pipeline and words of data output from said video backend pipeline.

The controller of Claim 12 wherein said output selector is further operable to select between graphics data output from a color look-up table and true color data output from said graphics pipeline.

14. The controller of Claim 13 wherein said output selector is operable to:

in a first mode, pass only a word of data output from said graphics pipeline;

in a second mode, pass a word of data output from said video pipeline when said display raster scan has reached a display position corresponding to a window and a word of data from said graphics pipeline otherwise;

in a third mode, pass a word of data output from said video pipeline when said display raster scan has reached a display position corresponding to a window and a corresponding word of data from said graphics pipeline matches a color key and a word of data from said graphics pipeline otherwise; and

in a fourth mode, pass a word of data from said video pipeline when said a corresponding word of data from said graphics pipeline matches a color key and a word of data from said graphics pipeline otherwise.

The controller of Claim 12 wherein said video pipeline includes a first first-in-first-out memory for receiving a plurality of words of data for a first display line of pixels in memory and a second first-in-first-out memory or receiving a plurality of

Jul 3>>

PATENT P3510-P20US

36

words of data from a second display line of pixels memory.

The controller of Claim 15 wherein said first display line is stored adjacent in memory to said second display line.

The controller of Claim 12 wherein said output selector\circuitry comprises:

a control selector having a plurality of data inputs coupled to a register, said register storing a plurality of \overlay control bits;

window position control circuitry coupled to a first control input of said control selector, said window position control circuitry operable to selectively provide a first control signal to said first control input when a word of data being pipelined through said video pipeline fall within a display window;

color comparison circuitry operable to compare a word of data being\pipelined through said graphics pipeline with a color key and provide in response a second control signal to a second control input of said control selector; and

wherein said control selector is operable to provide an output selection control signal to said control input of said output selector in response to at least one of said first and second control signals and said overlay control bits being stored in said register.

The circuitry of Claim 1\7 wherein said output 2 selector circuitry further includes a third input coupled to a second output of said graphics pipeline, said output selector further operable to select between data pipeline on said respective -video and graphics pipelines in

1

2

2

3

4

5

6

7

9

10

11 12

13 14

15 16

17

18

19

20

21

1

4

1

2

7

8

9

10

11

 $\overline{13}$

15

16

17

1

2

3

4

5

1

2

4

14 .

response to a bit presented at a second control input to said output selector.

The circuitry of Claim 1 wherein said window position control circuitry comprises:

a window x-position counter operable to count from a loaded x-position value in response to a video clock, said x-position counter reloading in response to display horizontal synchronization signal;

a window y-position counter operable to count from a loaded y-position value in response to said horizontal synchronization signal, said y-position counter reloading in response to a display vertical synchronization signal;

CRT position circuitry operable maintain counts corresponding to a current display pixel; and

comparison circuitry operable to current counts in said window counters with said current counts held in said CRT position circuitry and generate in response said first control signal.

The circuitry of Claim 19 wherein said window position control circuitry further comprises an xposition register for holding said x-position value for loading into said x-position counter and a y-position register for holding said y-position value for loading into said y-position counter.

The circuitry of Claim 12 wherein said color comparison circuitry comprises:

a color key register for storing a plurality of 3 color key bits; and

a plurality of XNOR-gates each having at least 5 one input coupled to a bit position in said color key 6



5

9

10

12

7	register	and	at	least	one	input	coupled	to	said	graphics
8	data path	n .								

1 2322. The circuitry of Claim 12 wherein said video pipeline comprises:

a first-in/first-out memory for receiving a first stream of words of data from said frame buffer;

a second first-in/first-out memory disposed in parallel with said first first-in/first-out memory for receiving a second stream of words of data from said frame buffer; and

interpolation circuitry for selectively generating an additional word of data by interpolating a word of said first stream and a word of second stream data output from said first and second first-in/first-out

13 memories.

	26
1	2/3. A display system comprising:
2	a first backend pipeline for processing
3	playback video data;
4	a second backend pipeline for processing
5	graphics data disposed in parallel to said first
6	processing pipeline;
7	a multi-format frame buffer memory having
8	on-screen and off-screen areas each operable to
9	simultaneously store data in graphics and video formats;
10	a dual-aperture input port for receiving both
11	graphics and video data, each word of said data
12	associated with an address directing said word to be
13	processed as either graphics or video data;
14	circuitry for writing a word of said playback
15	data into a selected one of said areas of said
16	multi-format memory;
17	memory control circuitry for controlling the
18	transfer of data between said first backend pipeline and
19	said frame buffer and between said second backend
20	pipeline and said frame buffer;
21	a display unit; and
22	overlay control circuitry for selecting for
23	output to said display unit between data provided by said
24	first backend pipeline and data provided by said second
25	backend pipeline.
	26,
1	24. The display system of Claim 23 wherein said
2	second backend pipeline includes:
$\sqrt{3}$	a first first-in-first-out memory for receiving
4	first selected data;
5	a second first-in-first-out memory disposed in
6	parallel to said first first-in-first-out memory for
7	receiving second selecter data;)

40

8 interpolation data for generating additional 9 data by interpolating data output from said respective 10 first and second first-in-first-out memories.

25. The display system of Claim 24 wherein said second backend pipeline further comprises color conversion circuitry for converting data received from said frame buffer in a video format to a graphics format.

26. The display system of Claim 28 and further comprising a video front-end pipeline for inputting video data into a selected one of on-screen and off-screen spaces of said frame buffer comprising:

a video data port for receiving video data from a real time data source;

input control circuitry for receiving framing signals associated with said real time data and generating corresponding addresses to said selected one of said spaces in response.

The display system of Claim 26 wherein said video front-end pipeline further comprises encoding circuitry for packing said video data prior to storage in said selected one spaces.

28. The display system of Claim 28 wherein said video front-end pipeline further comprising multiplexing circuitry for selecting between video data received through said video data port and data received from said dual aperture port.

The display system of Claim 28 wherein said video front end pipeline further comprises conversion circuitry for converting graphics data received through

41

1

2

3

7

8

41

- 4 said dual-aperture port to a video format for storage in
- 5 said selected one of said spaces.

	24					
1	36. A display data processing system comprising:					
2	circuitry for writing data into an on-screen					
3	space of a frame buffer;					
4	circuitry for writing data into an off-screen					
5	space of said frame buffer;					
6	a video pipeline for processing data output					
7	from said a selected one of said on-screen and off-screen					
8	spaces comprising:					
9	a first first-in-first-out memory for					
10	receiving selected data from said selected space;					
11	a second first-in-first-out memory					
12	disposed in parallel to said first first-in-first-					
13	out memory for receiving other selected data from					
14	said selected space; and					
15	an interpolator for generating additional					
16	data by interpolating data output from said					
17	respective first and second first-in-first-out					
18	memories;					
19	a graphics pipeline disposed in parallel to					
20	said video pipeline for processing data output from a					
21	selected one of said on-screen and off-screen spaces; and					
22	an output selector for selecting between data					
23	output from said video pipeline and data output from said					
24	graphics pipeline.					
	£ . 34					
V	331. The system of Claim 30 and further comprising					

37. The system of Claim 30 and further comprising selection control circuitry for generating an output control signal for controlling said output selector comprising:

a control selector having a plurality of data inputs coupled to a register, said register for storing a plurality of overlay control bits; and

8 color comparison circuitry operable to compare 9 bits of data output from said graphics pipeline with a



2

3

5 6

7

P3510-P20US

3

10 color key and provide in response a control signal to a 11 control input of said control selector.

36. The system of Claim 30 and further comprising window position control circuitry operable to provide a second control signal to a second control input of said control selector when data from said video pipeline falls within a display window.

Add